Physical Design interview questions - Part 11

Physical Design interview questions - Part 11

  1. Is NDR better or shielding better for clock tree synthesis?
  2. Explain booth’s algorithm for multiplication
  3. Design a circuit which outputs a frequency of 2f with an input of f.
  4. A, B, C are unsigned 32-bit numbers. How many bits are needed for Y = (A * B) +C?
  5. Design a Synchronous 2-bit counter using 2 DFFs?
  6. Write verilog code for a Flip-flop with an asynchronous reset
  7. How do you declare arrays in perl? Declare an array {3, 2}.
  8. What are feedthru cells?
  9. What is noise margin?
  10. Why should we use inverters on the clock tree to minimize clock cycle distortion?
  11. Write UPF code for a small design
  12. What techniques will you use to mitigate channel congestion?
  13. What are the advantages and disadvantages of different placement algorithms?
  14. After base tapeout how do you implement metal only ECOs?
  15. Design a sequence detector of the pattern 11011
  16. Design an XOR gate using only two 2:1 mux
  17. Design a FSM for traffic light controller
  18. Design a johnson counter in verilog
  19. Equations for resistance and capacitance of a wire
  20. What happens if we increase the number of contacts or via between metal layers (redundant via insertion)?
  21. Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A &B, which one would you place near the output?
  22. Explain the operation of a 6-T SRAM cells
  23. What is body effect?
  24. What is latch up? Explain the methods used to prevent it?
  25. What is resistive shielding?
  26. Details on FD-SOI technology?
  27. What are various synthesis optimization techniques?
  28. What is retiming? How is it used to optimize the design?
  29. How are standard cells characterized? Example of characterization of a AND gate
  30. Given a library with several functions, channel lengths, VT-types, how do you prune the cells list for synthesizing the design?
  31. In a reg to reg path if you have setup problem where will you insert buffer-near to launching flop or capture flop? Why?
  32. The blocks are timing clean and when integrated at top-level there are lot of setup and hold violations. What are all the possible causes of these new violations?
  33. What is binning? How do you determine the criterion for CPU binning?
  34. What is DVFS?
  35. How do you resolve congestion?
  36. Explain in detail how clock tree is built by the tool?
  37. Algorithm behind tool doing the standard cell placement
  38. Explain skew, latency, insertion delay?
  39. What will be your road map for PnR flow if starting utilisation is 80% and it’s a rectilinear block?
  40. In how many corners did you close the timing? Write the corner names. Among these which was the hardest corner to close and why?
  41. Why assign statements are not allowed   in netlist? What will happen if we proceed with it?
  42. Halo is used to protect pins of macro why? Why only for macro?
  43. Why vss is preferred over vdd for shielding?
  44. Whether end cap cells will be used for power continuity? If yes why?
  45. Why spacing between abutted macros is given?  Why that spacing is required in fabrication?
  46. Whether min pulse width violation effect timing or functionality of design? How?
  47. Whether any factor other than temperature depend on net delay?
  48. How you go about fixing timing violations for latch- latch paths?
  49. How will you design inserting voltage island scheme between macro pins crossing core and are at different power wells? What is the optimal resource solution?
  50. What are various formal verification issues you faced and how did you resolve?